Search
	Using the minimum set of input combinations to minimize the area of local routing networks in logic clusters containing logically equivalent I/Os in FPGAs Ye A. IEEE Transactions on Very Large Scale Integration (VLSI) Systems18(1):95-107,2010.Type:Article                     To:   Your Colleague's E-mail:     From:   Your E-mail:     Subject: Reviews: Using the minimum set of input combinations to minimize the area of local routing networks in logic clusters containing logically equivalent I/Os in FPGAs     Message Body:
	Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud® Terms of Use | Privacy Policy