Search
	Optimum transistor sizing of CMOS logic circuits using logical effort theory and evolutionary algorithms Singh K., Jain A., Mittal A., Yadav V., Singh A., Jain A., Gupta M. Integration, the VLSI Journal60 25-38,2018.Type:Article                     To:   Your Colleague's E-mail:     From:   Your E-mail:     Subject: Reviews: Optimum transistor sizing of CMOS logic circuits using logical effort theory and evolutionary algorithms     Message Body:
	Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud® Terms of Use | Privacy Policy