Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Browse by topic Browse by titles Authors Reviewers Browse by issue Browse Help
  Browse All Reviews > Hardware (B) > Memory Structures (B.3) > Design Styles (B.3.2)
  Design Styles (B.3.2) See Reviews  
Subject Descriptors:
Associative Memories (13)
Cache Memories (84)
Interleaved Memories (6)
Mass Storage (30)
Primary Memory (4)
Sequential-Access Memory (3)
Shared Memory (45)
Virtual Memory (23)
Proper Nouns:
There are no proper nouns with reviews under B.3.2.
Reviews limited to:

Reviews about "Design Styles (B.3.2)":
Evaluating the combined effect of memory capacity and concurrency for many-core chip design
Liu Y., Sun X.  ACM Transactions on Modeling and Performance Evaluation of Computing Systems 2(2): 1-25, 2017. Type: Article
Cache vulnerability mitigation using an adaptive cache coherence protocol
Maghsoudloo M., Zarandi H.  The Journal of Supercomputing 68(3): 1048-1067, 2014. Type: Article
Towards virtual shared memory for non-cache-coherent multicore systems
Ramesh B., Ribbens C., Varadarajan S.  IPDPSW 2013 (Proceedings of the 2013 IEEE 27th International Symposium on Parallel and Distributed Processing Workshops, May 20-24, 2013) 1186-1193, 2013. Type: Proceedings
Hybrid nonvolatile disk cache for energy-efficient and high-performance systems
Shi L., Li J., Jason Xue C., Zhou X.  ACM Transactions on Design Automation of Electronic Systems 18(1): 1-23, 2012. Type: Article
An efficient cache strategy for improving images’ quality
Cheng H., Wu T., Lee W.  ICIMCS 2009 (Proceedings of the 1st International Conference on Internet Multimedia Computing and Service, Kunming, Yunnan, China,  Nov 23-25, 2009) 49-52, 2009. Type: Proceedings
Efficient memory management for hardware accelerated Java Virtual Machines
Bertels P., Heirman W., D’Hollander E., Stroobandt D.  ACM Transactions on Design Automation of Electronic Systems 14(4): 1-18, 2009. Type: Article
 Utilizing shared data in chip multiprocessors with the Nahalal architecture
Guz Z., Keidar I., Kolodny A., Weiser U.  SPAA 2008 (Proceedings of the 20th Annual Symposium on Parallelism in Algorithms and Architectures, Munich, Germany,  Jun 14-16, 2008) 1-10, 2008. Type: Proceedings
Related Topics
B.3.2 Design Styles
  - Storage Management
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright © 2000-2018 ThinkLoud, Inc.
Terms of Use
| Privacy Policy