Search for Topics All Reviews
	Browse All Reviews > Hardware (B) > Logic Design (B.6) > Design Aids (B.6.3) > Optimization (B.6.3...)     Options: All Media Types Journals Proceedings Div Books Whole Books Other Date Reviewed Title Author Publisher Published Date Descending Ascending     1-3 of 3 Reviews about "Optimization (B.6.3...)": Date Reviewed   System modeling and optimization XX: IFIP TC7 20th Conference on System Modeling and Optimization, July 23-27, 2001, Trier, Germany (International Federation for Information Processing (Series), 258) Sachs E., Tichatschke R., Kluwer Academic Publishers, Norwell, MA, 2003.  Type: Book (9781402075650) Reviewing a book of papers originating as presentations at a meeting is a challenging task. It is comparable to reviewing an issue of a journal. Some of the papers may be more useful or interesting to some readers than to others. The p... Mar 24 2004   Theoretical comparison between sequential redundancy addition and removal and retiming optimization techniques Millán E., Entrena L., Espejo J., López C. Journal of Systems Architecture: the EUROMICRO Journal 49(12-15): 529-541, 2003.  Type: Article This paper compares the theoretical capabilities of sequential redundancy addition and removal (SRAR) and retiming and resynthesis techniques (RaR). As such, it is an important paper to read for those interested in computer architectur... Mar 10 2004   Optimizing two-phase, level-clocked circuitry Ishii A., Leiserson C., Papaefthymiou M. Journal of the ACM 44(1): 148-199, 1997.  Type: Article VLSI design that is related to the implementation of clocked storage elements often concerns choices between level-clocked and edge-triggered latches. The authors investigate two strategies for reducing the clock period of a two-phase,... Apr 1 1998
	Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud® Terms of Use | Privacy Policy