| |
Browse All Reviews > Hardware (B) > Logic Design (B.6) > Design Aids (B.6.3) > Verification (B.6.3...)
|
|
 |
|
|
| |
|
|
| |
1-5 of 5
Reviews about "Verification (B.6.3...)":
|
Date Reviewed |
| |
What causes a system to satisfy a specification?
Chockler H., Halpern J., Kupferman O. ACM Transactions on Computational Logic 9(3): 1-26, 2008. Type: Article
Properties of finite state systems can be expressed using temporal languages; checking whether a given system satisfies the properties specified is an interesting verification problem. There are tools that provide estimations on how we...
|
Aug 20 2008 |
| |
Verifying sequential equivalence using ATPG techniques
Huang S., Cheng K., Chen K. ACM Transactions on Design Automation of Electronic Systems 6(2): 244-275, 2001. Type: Article
The paper presents a novel methodology for verifying sequential equivalence for two circuits, based on a different definition of “sequential equivalence” that the authors introduce. The proposed approach aims to def...
|
Nov 1 2001 |
| |
Writing testbenches: functional verification of HDL models
Bergeron J., Kluwer Academic Publishers, Norwell, MA, 2000. 354 pp. Type: Book (9780792377665)
Electrical engineers today often use hardware design languages (HDLs) to design increasingly complicated circuits and systems. A major problem facing them is to verify that the design works exactly as specified. Verification engineerin...
|
Jun 1 2000 |
| |
A methodology for hardware verification based on logic simulation
Bryant R. Journal of the ACM 38(2): 299-328, 1991. Type: Article
The theme of this paper is that a logic simulator can form the basis of a formal verifier. It proposes a behavioral approach to circuit verification, which complements the structural verification methodologies commonly used....
|
Jun 1 1992 |
| |
Formal Verification of Hardware Correctness: Introduction and Survey of Current Research
Camurati P., Prinetto P. Computer 21(7): 8-19, 1988. Type: Article
In this lucidly written survey paper, the authors describe the state of the art in the use of formal logic to prove circuit correctness. The paper begins by defining the verification problem in the broadest possible terms, then embarks...
|
Mar 1 1989 |
| |
|
|
| |
|
