Search for Topics All Reviews
	Browse All Reviews > Hardware (B) > Control Structures And Microprogramming (B.1) > Microcode Applications (B.1.5) > Instruction Set Interpretation (B.1.5...)     Options: All Media Types Journals Proceedings Div Books Whole Books Other Date Reviewed Title Author Publisher Published Date Descending Ascending     1-1 of 1 Reviews about "Instruction Set Interpretation (B.1.5...)": Date Reviewed   Scheduling weakly consistent C concurrency for reconfigurable hardware Ramanathan N., Wickerson J., Constantinides G. IEEE Transactions on Computers 67(7): 992-1006, 2018.  Type: Article Since its innovation, harnessing the untethered power of multi-core processors has motivated research around the world. In the programming language domain, imposing concurrency via high-level synthesis (HLS) is a famous technique. The ... Aug 28 2018
	Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud® Terms of Use | Privacy Policy