| |
Browse All Reviews > Hardware (B) > Arithmetic And Logic Structures (B.2) > Design Styles (B.2.1) > Pipeline (B.2.1...)
|
|
 |
|
|
| |
|
|
| |
1-3 of 3
Reviews about "Pipeline (B.2.1...)":
|
Date Reviewed |
| |
A truly two-dimensional systolic array FPGA implementation of QR decomposition
Wang X., Leeser M. ACM Transactions on Embedded Computing Systems 9(1): 1-17, 2009. Type: Article
Wang and Leeser describe in this paper a straightforward implementation of a QR decomposition (QRD) processor, based on Givens rotations. This specialized processor is a two-dimensional (2D) triangular semi-systolic array....
|
Dec 31 2009 |
| |
GigaOp DSP on FPGA
Hutchings B., Nelson B. Journal of VLSI Signal Processing Systems 36(1): 41-55, 2004. Type: Article
Via two digital signal processing (DSP) applications, Hutchings and Nelson illustrate how tailoring algorithms to fit a field-programmable gate array (FPGA) system can increase performance by an order of magnitude, or higher, relative ...
|
Sep 7 2004 |
| |
Split-Path Enhanced Pipeline Scheduling
Shim S., Moon S. IEEE Transactions on Parallel and Distributed Systems 14(5): 447-462, 2003. Type: Article
Software pipelining is a technique used by modern compilers to generate high performance code for modern processors. This technique increases instruction-level parallelism in the generated code. The paper describes a new method for sof...
|
Dec 1 2003 |
| |
|
|
| |
|
