|
ComputingReviews.com
|
Design and realization of high-performance wave-pipelined 8 × 8 b multiplier in CMOS technology Ghosh D., Nandy S. IEEE Transactions on Very Large Scale Integration (VLSI) Systems3(1):36-48,1995.Type:Article |
|
|
|
Published By: IEEE Educational Activities Department |
|
|
|
|
|
|
|
|
Use your personal or institutional subscription to read the fulltext of the article.
|
|
|
|
|
|
|
|
|
|
|
|