The author proposes an alternative architecture for the standard von Neumann model; the new architecture reduces the internal transmission expenses between the CPU and memory. Under this scheme, only the needed instruction and alternative following a conditional branch instruction are prefetched; no instruction addresses are transmitted. A discussion of the gains attributed to this architecture shows a 50 percent savings in the time required to transmit a linear sequence of instructions.