Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Review Help
Search
Trace-driven memory simulation: a survey
Uhlig R., Mudge T. ACM Computing Surveys29 (2):128-170,1997.Type:Article
Date Reviewed: Sep 1 1997

The authors survey and summarize trace-driven methodologies for the performance evaluation of (mainly uniprocessor) memory systems. Techniques for trace collection, reduction, and processing are described. Based on criteria such as accuracy, speed, overhead, and portability, many tools are assessed comprehensively.

As a survey, this paper is informative for those who are interested in using trace-driven simulations to evaluate their designs and for those who are working in or planning to work in this area. The authors have also done a good job of identifying important issues for each stage of simulations.

The paper may be difficult to read for those who are not familiar with the subject. Also, the authors’ discussion of future research on this subject may fall short. As they point out in the conclusion, today’s microprocessors are more complex, with features such as out-of-order execution, prefetching, superscalar processing, and multiple levels of inclusive or noninclusive caches, which may be nonblocking or sub-blocked. It is not clear whether direct application of the current methodology and tools will produce accurate results.

Reviewer:  F. Pong Review #: CR121054 (9709-0683)
Bookmark and Share
 
Simulation (B.3.3 ... )
 
 
Measurement Techniques (C.4 ... )
 
 
General (I.6.0 )
 
 
Performance of Systems (C.4 )
 
Would you recommend this review?
yes
no
Other reviews under "Simulation": Date
Set-associative cache simulation using generalized binomial trees
Sugumar R., Abraham S. ACM Transactions on Computer Systems 13(1): 32-56, 1995. Type: Article
Feb 1 1996

E-Mail This Printer-Friendly
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy