Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Review Help
Search
Boosting Very-High Radix Division with Prescaling and Selection by Rounding
Montuschi P., Lang T. IEEE Transactions on Computers50 (1):13-27,2001.Type:Article
Date Reviewed: May 1 2001

The authors discuss an algorithm for high radix division, and provide a hardware implementation.

Division by digit recurrence produces one digit of the quotient per iteration. Thus, for a given precision, a higher radix results in fewer iterations and a potentially faster execution. However, as the radix increases, digit selection becomes more complicated, which increases the cycle time and can overcome the reduction in the execution time. One way to achieve speedup with larger radixes is to simplify the digit selection function by prescaling the divisor.

The authors present an algorithm, and implementation, that increases the effective radix of the very high radix approach presented in their earlier work [1]. They accomplish this by obtaining a few additional bits of the quotient per iteration without increasing either the complexity of the module used to obtain the scaling factor or the iteration delay. For some values of the effective radix, their approach results in a significant reduction in the area of the module to compute the prescaling factor, compared to their original scheme. Estimations of the execution time and area are given for 54-bit and 114-bit quotients.

These results are interesting and practical.

Reviewer:  S. V. Nagaraj Review #: CR125146
1) Ercegovac, M.; Lang, T.; and Montuschi, P. Very-high radix division with prescaling and selection by rounding. IEEE Trans. Comput. 43, 8 (Aug. 1994), 909–918.
Bookmark and Share
  Featured Reviewer  
 
Arithmetic And Logic Units (B.5.1 ... )
 
 
Algorithms (B.2.4 ... )
 
 
Algorithms Implemented In Hardware (B.7.1 ... )
 
 
High-Speed Arithmetic (B.2.4 )
 
Would you recommend this review?
yes
no
Other reviews under "Arithmetic And Logic Units": Date
Square-rooting algorithms for high-speed digital circuits
Majerski S. IEEE Transactions on Computers 34(9): 724-733, 1985. Type: Article
Aug 1 1986
Synthesis of integer multipliers in sum of pseudoproducts form
Ciriani V., Luccio F., Pagli L. Integration, the VLSI Journal 36(3): 103-119, 2003. Type: Article
Mar 9 2004
A General Proof for Overlapped Multiple-Bit Scanning Multiplications
Vassiliadis S., Schwarz E., Hanrahan D. IEEE Transactions on Computers 38(2): 172-183, 1989. Type: Article
Jun 1 1990
more...

E-Mail This Printer-Friendly
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy