Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Review Help
Search
Split-Path Enhanced Pipeline Scheduling
Shim S., Moon S. IEEE Transactions on Parallel and Distributed Systems14 (5):447-462,2003.Type:Article
Date Reviewed: Dec 1 2003

Software pipelining is a technique used by modern compilers to generate high performance code for modern processors. This technique increases instruction-level parallelism in the generated code. The paper describes a new method for software pipelining, called split-path enhanced pipeline scheduling (SP-EPS).

The paper has six sections. The first section introduces software pipelining, pipeline scheduling, initial intervals (II), and related concepts. The second section is on previous work on pipeline scheduling. Various fixed II- and variable II-based approaches are discussed via example. In the third section, after a presentation of the enhanced pipeline scheduling (EPS) algorithm, the SP-EPS algorithm is described in detail. The SP-EPS algorithm for outer loops is described in the fourth section. The results of an evaluation of SP-EPS are described in the fifth section. This evaluation was carried out with respect to the impact of SP-EPS on performance, in comparison to various other similar techniques. The evaluation is also done with respect to the register requirements of the pipelined loops and the size of the generated code. The sixth section contains a small summary of the paper.

The paper spans 16 pages, including 23 references. It has 16 figures, including various diagrams and performance graphs for explanation and demonstration.

Reviewer:  Maulik A. Dave Review #: CR128675 (0404-0413)
Bookmark and Share
  Featured Reviewer  
 
Pipeline (B.2.1 ... )
 
 
Parallelism And Concurrency (F.1.2 ... )
 
 
Patterns (D.2.11 ... )
 
 
Sequencing And Scheduling (F.2.2 ... )
 
 
Styles (B.5.1 ... )
 
 
Design (B.5.1 )
 
  more  
Would you recommend this review?
yes
no
Other reviews under "Pipeline": Date
GigaOp DSP on FPGA
Hutchings B., Nelson B. Journal of VLSI Signal Processing Systems 36(1): 41-55, 2004. Type: Article
Sep 7 2004
A truly two-dimensional systolic array FPGA implementation of QR decomposition
Wang X., Leeser M. ACM Transactions on Embedded Computing Systems 9(1): 1-17, 2009. Type: Article
Dec 31 2009

E-Mail This Printer-Friendly
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy