Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Review Help
Search
Cache vulnerability mitigation using an adaptive cache coherence protocol
Maghsoudloo M., Zarandi H. The Journal of Supercomputing68 (3):1048-1067,2014.Type:Article
Date Reviewed: Jul 28 2014

Soft errors in on-chip cache hierarchies are studied in this paper, and solutions to the problem are proposed. Soft errors are the result of events such as cosmic ray strikes that flip bits held in on-die transistors. Due to shrinking feature sizes, soft errors present a reliability problem in modern microprocessors. Since most of the die area (the authors indicate 60 percent) is occupied by on-chip caches, mitigating soft errors in on-chip caches is an important problem to be solved.

The authors observe that soft errors only affect dirty lines in caches, since for clean lines an equivalent copy exists in the main memory. Their proposed solution maintains multiple copies of dirty lines in different caches at the same level of the hierarchy. On a soft error, therefore, a dirty line can simply be dropped without problems. This of course requires that all dirty blocks be kept synchronized by either propagating updates or invalidating them. The paper concludes that when high performance is required, propagating updates makes sense in order to avoid invalidating a needed line; when low energy is required, it makes better sense to invalidate lines to avoid interconnect traffic.

This paper makes interesting points about the vulnerability of cache lines.

Reviewer:  Amitabha Roy Review #: CR142558 (1410-0858)
Bookmark and Share
 
Cache Memories (B.3.2 ... )
 
 
Microprocessors (C.5.3 ... )
 
Would you recommend this review?
yes
no
Other reviews under "Cache Memories": Date
The effects of processor architecture on instruction memory traffic
Mitchell C., Flynn M. ACM Transactions on Computer Systems 8(3): 230-250, 2000. Type: Article
Oct 1 1991
Efficient sparse matrix factorization on high performance workstations--exploiting the memory hierarchy
Rothberg E., Gupta A. ACM Transactions on Mathematical Software 17(3): 313-334, 1991. Type: Article
Dec 1 1992
Cache behavior of combinator graph reduction
Philip J. J. (ed), Lee P. (ed), Siewiorek D. (ed) ACM Transactions on Programming Languages and Systems 14(2): 265-297, 1992. Type: Article
Feb 1 1993
more...

E-Mail This Printer-Friendly
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy