Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Review Help
Search
Execution trace-driven energy-reliability optimization for multimedia MPSoCs
Das A., Singh A., Kumar A. ACM Transactions on Reconfigurable Technology and Systems8 (3):1-19,2015.Type:Article
Date Reviewed: Aug 19 2015

Dynamic task scheduling and fault tolerance in multiprocessor systems-on-chip (MPSoCs) are explored in this paper. The paper describes a heterogeneous MPSoC system with a special fault-free node called RTM to manage the other processing nodes in the MPSoC. An application is started using a compile time mapping. The execution traces are for each node, and the communication edge is captured and analyzed to estimate throughput and energy consumption for a mapping with one less node. In case a fault occurs, the mapping that maximizes throughput and minimizes communication energy is selected.

I can see how this approach may work in an MPSoC with homogeneous nodes, but I am unable to understand how this approach will work in a heterogeneous system. The execution information for a node of type T1 is going to be very different from that of node type T2. I am not sure how the authors are going to estimate throughput using the trace belonging to a node of type T1 when it needs to be replaced by a node of type T2. Also, the use of trace in estimating throughput could have been discussed in more detail.

The authors haven’t justified the focus on minimizing the communication energy instead of overall energy. Is communication energy a significant proportion of the overall energy? In my opinion, it is possible to have a configuration that minimizes communication energy, but is not the optimal configuration when system energy is concerned.

Reviewer:  Sunil Shukla Review #: CR143700 (1511-0953)
Bookmark and Share
 
Reliability, Testing, And Fault-Tolerance (B.8.1 )
 
 
Organization And Design (D.4.7 )
 
 
Performance Analysis And Design Aids (B.8.2 )
 
 
Computer-Aided Engineering (J.6 )
 
Would you recommend this review?
yes
no
Other reviews under "Reliability, Testing, And Fault-Tolerance": Date
Scheduling tests for VLSI systems under power constraints
Chou R., Saluja K. (ed), Agrawal V. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 5(2): 175-185, 1997. Type: Article
Feb 1 1998
Introduction to IDDQ testing
Chakravarty S., Thadikaran P., Kluwer Academic Publishers, Norwell, MA, 1997. Type: Book (9780792399452)
Feb 1 1998
Fault-tolerant self-organizing map implemented by wafer-scale integration
Yasunaga M., Hachiya I., Moki K., Kim J. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 6(2): 257-265, 1998. Type: Article
Oct 1 1998
more...

E-Mail This Printer-Friendly
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy