Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Review Help
Search
CAEMO - a flexible and scalable high performance matrix algebra coprocessor for embedded reconfigurable computing systems
Woehrle H., Kirchner F. Microprocessors & Microsystems56 (C):47-63,2018.Type:Article
Date Reviewed: Nov 13 2018

The authors present a novel cogurable accelerator engine for matrix operations (CAEMO) for improving computational performance on matrix- or block-based algorithms. Because many applications are based on the relationships between data neighbors, adjacency, connectivity, regions and boundaries, and block dataload and storage, such as image/video processing and the advanced encryption standard (AES), the proposed work has great potential to increase the energy efficiency of such data processing.

The platform is extendable and scalable to implement future complex operations on a matrix, and the interface is designed with the widely used advanced microcontroller bus architecture (AMBA) advanced extensible interface (AXI) standard. To integrate the whole system on a chip (SoC) (CAEMO plus AXI plus data memory access (DMA)), the coprocessor’s hardware overhead is sort of large, particularly for the use of inputs/outputs (IOs) and lookup tables (LUTs).

The tradeoff or balance between design and energy savings due to the high-efficiency scheduler should be estimated in future work. Current chip architectures only support linear data transfers, either burst or wrap types. The proposed work on matrix-based implementations could improve memory access performance. By integrating the coprocessor with the traditional SoC architecture, this work may achieve greater energy efficiency for specific block transfer operations on many image processing and machine learning algorithms, for example, applications with frequent matrix-based computations.

Reviewer:  Xiaokun Yang Review #: CR146319 (1902-0031)
Bookmark and Share
 
Microprocessor/ Microcomputer Applications (C.3 ... )
 
 
Gate Arrays (B.7.1 ... )
 
 
Real-Time And Embedded Systems (C.3 ... )
 
Would you recommend this review?
yes
no
Other reviews under "Microprocessor/Microcomputer Applications": Date
A dual-DSP microprocessor system for real-time digital correlation
Ganesan S. Microprocessors & Microsystems 15(7): 379-384, 1991. Type: Article
Apr 1 1993
BBC microcomputers in population screening
Dyson T., Marshall D., Hardcastle J. Journal of Microcomputer Applications 9(2): 151-157, 1986. Type: Article
Aug 1 1987
Computer-controlled digital correlator and its application in experimental physics
Florek A., Kozłowski K., Wróblewski W., Gapínski J. Microprocessors & Microsystems 16(4): 171-176, 1992. Type: Article
Aug 1 1993
more...

E-Mail This Printer-Friendly
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy