Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Review Help
Search
Understanding Why Correlation Profiling Improves the Predictability of Data Cache Misses in Nonnumeric Applications
Mowry T., Luk C. IEEE Transactions on Computers49 (4):369-384,2000.Type:Article
Date Reviewed: Jun 1 2001

The predictability of data cache misses in nonnumeric codes where the compiler is unable to analyze data locality is important, because there is a performance cost to any latency hiding technique. Performance is optimized if these techniques are applied only at each dynamic instance of a static memory reference that would have been a miss.

Summary profiling involves obtaining the miss ratios for each static memory reference that is executed frequently enough to make a nontrivial contribution to execution time. For any static memory reference whose miss ratio is either close to zero or close to 100 percent, the optimal case can be approximated closely by using the latency hiding techniques on every dynamic instance only for static references with miss ratios close to 100 percent. If there are static references with intermediate miss ratios, the paper proposes and evaluates correlation profiling, which helps predict which of the dynamic instances of the static memory reference will hit or miss. In this case, hits and misses are correlated with information such as recent control-flow paths, or whether recent memory references hit or missed in the cache, both globally and for this static memory reference in particular. Analogous forms of profiling have been used for branch prediction.

Results of correlation profiling are presented for 21 nonnumeric applications. To help readers understand why correlation profiling succeeds, the authors study some applications in detail.

Reviewer:  Brian T. Bennett Review #: CR125169
Bookmark and Share
 
Performance Analysis And Design Aids (B.8.2 )
 
 
Process Management (D.4.1 )
 
Would you recommend this review?
yes
no
Other reviews under "Performance Analysis And Design Aids": Date
Circuit design with VHDL
Pedroni V., MIT Press, Cambridge, MA, 2004. Type: Book (9780262162241)
Dec 20 2004
An Algorithm for Optimally Exploiting Spatial and Temporal Locality in Upper Memory Levels
Temam O. IEEE Transactions on Computers 48(2): 150-158, 1999. Type: Article
Aug 1 1999
Systems architecture: the empirical way: abstract architectures to ‘optimal’ systems
Hellestrand G.  Embedded software (Proceedings of the 5th ACM International Conference on Embedded Software, Jersey City, NJ, USA, Sep 18-22, 2005)147-158, 2005. Type: Proceedings
Nov 30 2005
more...

E-Mail This Printer-Friendly
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy