Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Review Help
Search
Combining execution pipelines to improve parallel implementation of HMMER on FPGA
Abbas N., Derrien S., Rajopadhye S., Quinton P., Cornu A., Lavenier D. Microprocessors & Microsystems39 (7):457-470,2015.Type:Article
Date Reviewed: Feb 19 2016

Homology is a process of detecting similarity between two strands of proteins or genes to establish common ancestry. Sequence similarity searching is a computationally intensive process because the protein sequence databases are very comprehensive and a large amount of samples share significant similarity with proteins in sequence databases. Some of the popular algorithms/tools used for homology detection are BLAST, SSEARCH (Smith-Waterman), FASTA, and HMMER. BLAST, FASTA, and SSEARCH do pairwise sequence alignments where the protein structure is viewed from a single perspective, whereas HMMER, based on hidden Markov models, searches with models of protein families and can identify far more homologs at little additional computation cost.

This paper describes the HMMER3 algorithm and its implementation on field-programmable gate arrays (FPGAs) in detail. The original algorithm has a feedback loop that limits the inherent parallelism. The authors have presented a novel design to overcome those limitations to expose parallelism, which is then exploited in an FPGA-based design. The use of high-level synthesis (HLS) tools in the design space exploration is also encouraging because it makes FPGA platforms more accessible for the community. Given that FPGAs are slowly finding their way into data centers, it is just a matter of time until they become available as a platform-as-a-service (PaaS) offering in the cloud for such computationally intensive tasks at scale.

Reviewer:  Sunil Shukla Review #: CR144180 (1605-0314)
Bookmark and Share
 
Gate Arrays (B.7.1 ... )
 
 
Parallelism And Concurrency (F.1.2 ... )
 
 
Parallel Architectures (C.1.4 )
 
Would you recommend this review?
yes
no
Other reviews under "Gate Arrays": Date
Field programmable gate arrays (FPGAs)
Ukeiley R., Prentice-Hall, Inc., Upper Saddle River, NJ, 1993. Type: Book (9780133194685)
Sep 1 1994
Automated performance optimization of custom integrated circuits
Trimberger S., University Microfilms Int’l. (UMI), Ann Arbor, MI, 1986. Type: Book (9789780835717472)
Jan 1 1988
Properties of wired logic
Kambayashi Y. (ed), Muroga S. IEEE Transactions on Computers 35(6): 550-563, 1986. Type: Article
Jan 1 1987
more...

E-Mail This Printer-Friendly
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy