Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Review Help
Search
Hybrid nonvolatile disk cache for energy-efficient and high-performance systems
Shi L., Li J., Jason Xue C., Zhou X. ACM Transactions on Design Automation of Electronic Systems18 (1):1-23,2012.Type:Article
Date Reviewed: Jun 14 2013

This paper presents the construction of a hybrid cache for magnetic disks built from a combination of phase change memory (PCM) and more traditional flash memory. Unlike traditional flash memory, PCM is byte addressable, enables in-place updates and better endurance for writes, and requires less energy per access in general. The authors therefore build on the hypothesis that combining PCM with flash as an exclusive caching hierarchy, and directing small writes and reads to PCM, would lead to better performance and lower energy consumption in comparison to a cache built purely from flash.

The authors propose a solution that combines a small PCM with a larger flash memory. The two act as mutually exclusive caches of data from magnetic disks. They fix the size of the flash memory at 128 megabytes (MB) in their experiments, and vary the size of the PCM from 4 MB to 128 MB. Each memory type is organized in 2 kilobyte pages with a least recently used (LRU) list for replacement. The configuration enables an allocation policy that aims to direct most small replacements to the PCM, while larger replacements are directed to the flash. For accesses that hit in the hybrid cache, a migration policy tries to favor PCM for smaller accesses and writes. The migration policy is dynamically tuned using an access pressure metric. Finally, the authors implement wear leveling using the LRU lists in conjunction with a hot list of lines to increase the lifetime of both the flash and the PCM. The performance gains are moderate: in the region of 20 percent over a purely flash-based cache. However, lifetime improvements are impressive (sometimes as much as ten times higher) and the energy reduction is also very significant (sometimes as much as seven times less). The latter improvement is due to PCM accesses requiring energy in picojoules compared to microjoules for the flash.

This paper is an excellent read for anyone interested in the performance, energy, and lifetime characteristics of emerging storage technologies, particularly in their use as cache hierarchies. One aspect somewhat lacking in the paper is a comparison to good baselines. Comparing the performance and energy use of the proposed configuration to that of a non-cached disk and to that of a simple two-level cache with flash acting as a victim cache would have greatly enhanced the depth of the results. Overall, this paper is very useful for understanding the intricacies of newer storage technologies.

Reviewer:  Amitabha Roy Review #: CR141284 (1309-0801)
Bookmark and Share
 
Design Styles (B.3.2 )
 
 
Cache Memories (B.3.2 ... )
 
Would you recommend this review?
yes
no
Other reviews under "Design Styles": Date
Microprocessors/microcomputers: architecture, software, and systems (2nd ed.)
Khambata A., John Wiley & Sons, Inc., New York, NY, 1986. Type: Book (9789780471800392)
Dec 1 1988
Design for a multiprocessing heap with on-board reference counting
Wise D. (ed)  Functional programming languages and computer architecture (, Nancy, France,3041985. Type: Proceedings
Aug 1 1986
Efficient (stack) algorithms for analysis of write-back and sector memories
Thompson J., Smith A. (ed) ACM Transactions on Computer Systems 7(1): 78-117, 1989. Type: Article
Oct 1 1989
more...

E-Mail This Printer-Friendly
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy