Computing Reviews
Today's Issue Hot Topics Search Browse Recommended My Account Log In
Review Help
Search
Graph-based algorithms for Boolean function manipulation
Bryant R. IEEE Transactions on Computers35 (9):677-691,1986.Type:Article
Date Reviewed: Jul 1 1987

This paper develops new data structures to represent Boolean functions. These functions are described by means of directed, acyclic graphs, in a manner that resembles the binary decision diagrams introduced by Lee [1] and Akers [2]. In the most general case, the difficulty of solving the problems of determining whether two Boolean expressions are equivalent or whether there exists an input combination that sets the value of an expression to 1 grows exponentially with the size of the expressions. As a consequence, a number of methods have been developed for representing and manipulating restricted classes of Boolean functions, so that exponential computations will be avoided.

In this paper, new procedures are presented for manipulating restricted classes of Boolean functions. In spite of the restrictions, many of the commonly used functions can be represented. The procedures, however, require some heuristics in selecting the ordering of the system inputs as arguments to all of the functions to be represented. For some functions, the size of the graph that represents the function is highly sensitive to this ordering, but the problem of computing an ordering that minimizes the size of the graph is itself an NP-complete problem. The paper presents experimental results from applying the procedures to some problems in logic design verification to demonstrate the practicality of the approach.

Reviewer:  Z. Kohavi Review #: CR111078
1) Lee, C. Y.Representation of switching circuits by binary-decision programs, Bell Syst. Tech. J. 38 (July 1959), 985–999.
2) Akers, S. B.Binary decision diagrams, IEEE Trans. Comput. C-27 (June 1978), 509–516.
Bookmark and Share
 
Combinational Logic (B.6.1 ... )
 
 
Graph Algorithms (G.2.2 ... )
 
 
Graphs And Networks (E.1 ... )
 
 
Representations (General And Polynomial) (I.1.1 ... )
 
 
Verification (B.6.3 ... )
 
Would you recommend this review?
yes
no
Other reviews under "Combinational Logic": Date
Combinational logic synthesis for LUT based field programmable gate arrays
Cong J., Ding Y. ACM Transactions on Design Automation of Electronic Systems 1(2): 145-204, 1996. Type: Article
Feb 1 1997
Computational Complexity of Controllability/Observability Problems for Combinational Circuits
Fujiwara H. IEEE Transactions on Computers 39(6): 762-767, 1990. Type: Article
May 1 1991
Latch-to-Latch Timing Rules
Champernowne A., Bushard L., Rusterholz J., Schomburg J. IEEE Transactions on Computers 39(6): 798-808, 1990. Type: Article
Jul 1 1991
more...

E-Mail This Printer-Friendly
Send Your Comments
Contact Us
Reproduction in whole or in part without permission is prohibited.   Copyright 1999-2024 ThinkLoud®
Terms of Use
| Privacy Policy